

05/06/99
JC490 U.S. PTO

A

Patent Application
Docket No. 34650-00428USPTO

JC542 U.S. PTO
09/306684
05/06/99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of:

ALF LARSSON et al.

For: SYSTEM AND METHOD FOR IMPLEMENTING A SKEW-TOLERANT
TRUE-SINGLE-PHASE-CLOCKING FLIP-FLOP

BOX PATENT APPLICATION
Assistant Commissioner
for Patents
Washington, D.C. 20231

CERTIFICATE OF MAILING BY EXPRESS MAIL

"EXPRESS MAIL" Mailing Label No. : EL269317972US

Date of Deposit: MAY 6, 1999

I hereby certify that this paper or fee is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Type or Print Name: DEBBIE HARGROVE

Debbie Hargrove
Signature

Sir:

PATENT APPLICATION TRANSMITTAL LETTER

Transmitted herewith for filing, please find the following:

- X Specification, claims and abstract of the above-referenced patent application (total of 27 pages)
- X 4 sheet(s) of drawing(s) (X formal/___ informal).
- X Combined Declaration and Power of Attorney (unexecuted).
- ___ An Assignment of the invention to:
- ___ A verified statement claiming small entity status under 37 CFR 1.9 and 1.27.
- X Other (specify): Check in the amount of \$760.00 for the Filing Fee and Acknowledgment Postcard.

The filing fee has been calculated as shown below:

05/06/99 09:06:34

FOR: <u>LARGE ENTITY</u>	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$760
TOTAL CLAIMS	15 - 20	0	\$18	\$
INDEPENDENT CLAIMS	3 - 3	0	\$78	\$ 0
MULTIPLE DEPENDENT CLAIM(S) PRESENTED			\$260	\$ _____
TOTAL FEE:				\$760.00

 Please charge my Deposit Account No. 10-0447 in the amount of \$ _____. This sheet is attached in duplicate.

X A check in the amount of \$760.00 for the Filing Fee is attached. Please charge any deficiency or credit any overpayment to Deposit Account No. 10-0447.

X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 10-0447 This sheet is attached in triplicate.

X Any additional filing fees required under 37 CFR 1.16 including fees for presentation of extra claims.

X Any additional patent application processing fees under 37 CFR 1.17 and under 37 CFR 1.20(d).

X The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 10-0447. This sheet is attached in duplicate.

X Any patent application processing fees under 37 CFR 1.17 and under 37 CFR 1.20(d).


 The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).

X Any filing fees under 37 CFR 1.16 including fees for presentation of extra claims.

Date: 5/6/99

JENKENS & GILCHRIST
1445 Ross Avenue, Suite 3200
Dallas, Texas 75202-2799
214/855-4780
214/855-4300 (fax)

Holly L. Rudnick
HOLLY L. RUDNICK
Registration No. 43,065

CERTIFICATE OF MAILING BY EXPRESS MAIL	
"EXPRESS MAIL" Mailing Label No.	EL269317972US
Date of Deposit:	MAY 6, 1999
I hereby certify that this paper or fee is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231	
Type or Print Name:	DEBBIE HARGROVE
Signature	

SYSTEM AND METHOD FOR IMPLEMENTING A SKEW-TOLERANT
TRUE-SINGLE-PHASE-CLOCKING
FLIP-FLOP

BACKGROUND OF THE PRESENT INVENTION

Field of the Invention

5 The present invention relates generally to systems
and methods for designing synchronous digital circuits,
and specifically to designing a skew-tolerant true-
single-phase clocking flip-flop.

Background and Objects of the Present Invention

Clock signals are used in synchronous digital circuits to allow different parts of the circuit to communicate with each other without data loss. Values carried by data signals are defined at specific times relative to the transitions of the clock signals, and are read into and out of storage elements at times related to these same transitions. The clock signals are typically distributed to all storage elements in the design. The inevitable signal delay caused by the distribution network must be taken into account during its design, such that the clock signal arrives at all storage elements at substantially the same time.

The required degree of simultaneity may be quantified with the setup time and hold time for the clocked devices, such as flip-flops. In order to meet the required setup time for a flip-flop device, input data must be present at the data input lead of the flip-flop device and in stable form for a predetermined amount of time before the clock transition. In order to meet the hold time requirement for the flip-flop device, the

data must be stable from the time of the clock transition on arrival at the control lead of the flip-flop up to a certain time interval after the arrival of the clock.

Many setup time violations may be remedied simply by
5 slowing down the frequency at which the design is clocked. However, hold time violations may be caused by clock skew, and can persist regardless of the clock frequency. Insufficient control of the clock delay in different parts of the clock distribution network may
10 cause the clock edges to arrive at the clocked devices at different times. These time differences constitute the clock skew, which, if large enough to cause hold violations (or setup violations if the clock frequency is high enough), can cause circuit malfunction. For
15 example, the clock skew may cause data in a first register to shift earlier than data on a second register. The hold time requirement of the second register may, therefore, be violated, and data bits may then be lost.

A dominant clocking strategy presently used for
20 digital circuits is single-phase clocking with true-single-phase-clocking (TSPC) flip-flops. Single-phase

clocking systems use only one clock signal, and therefore, only one clock distribution network, which avoids the task of controlling clock skew among several networks. The only clock skew present in a single-phase-
5 clocking system is that created among several instances of the same signal which have suffered different amounts of delay through different paths in the distribution network. Therefore, the simplified clock skew management task in single-phase-clocking systems allows for high
10 clock frequencies compared with previously utilized clocking techniques. These benefits often outweigh the drawbacks, one of which is a stringent requirement on the clock transition speed.

Current schemes for distributing clock signals to
15 storage elements concentrate on ensuring synchronicity of all clock signals. Clocks are typically distributed in a tree-like structure, whereby delays in different branches can be balanced to a high degree. The highly balanced clock trees traditionally used with single-phase
20 clocking cause all TSPC flip-flops in the design to toggle virtually simultaneously. The capacitive loads

driven by the flip-flop outputs are then charged simultaneously, drawing a large current spike from the supply.

Such current spikes are undesirable due to the
5 resulting metal migration in supply wires. The rate of
migration depends strongly upon the maximum current
density that occurs in the wire. Large current spikes
thus require wider supply wires with the concomitant cost
in area. In addition, large current spikes feature large
10 values of dI/dt . Together with the parasitic inductance
present in the IC package, the current spikes thus cause
voltage fluctuations on the supply lines. These
fluctuations can cause both malfunction of the digital
circuits and reduced performance level of co-located
15 analog circuitry. Although the aforementioned problems
may be corrected by advanced packaging and on-chip
decoupling capacitance, both of these methods increase
the cost of the device. Furthermore, the large current
spikes themselves can couple inductively into other parts
20 of the design and cause malfunction or performance
reduction. The aforementioned electrical problems can

potentially be alleviated by introducing a controlled amount of clock skew, such that not all storage elements change value at the same time. However, such purposefully added skew could create logical malfunctions due to hold violations, as described above.

It is, therefore, an object of the present invention to provide a skew-tolerant TSPC flip-flop that reduces the overall current spike.

SUMMARY OF THE INVENTION

A preferred embodiment of the present invention is directed to a skew-tolerant TSPC flip-flop that reduces the overall current spike by allowing willful introduction of skew in the clock tree of a single-phase design. More precisely, a split-clock TSPC flip-flop, which allows the flip-flop hold times to be met even with skewed clocks, can be substituted for a traditional TSPC flip-flop in a sequential logic circuit. By introducing clock skew, different flip-flops toggle at slightly different times, such that the corresponding current spikes are slightly staggered in time. Therefore, the

clock skew can serve to "smear out" the overall current spike, which reduces the maximum value of the current spike as well as the maximum value of dI/dt . The input of the split-clock TSPC flip-flop can be latched according to a first clock signal, which was used in a preceding stage, while the output of the split-clock TSPC flip-flop can be driven according to a second clock signal. The first and second clock signals are skewed in time, but have the same frequency and substantially the same phase. In one embodiment, an additional Metal Oxide Semiconductor (MOS) device can be included within the split-clock TSPC flip-flop to reduce power dissipation in cases of large clock skew.

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosed invention will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

FIGURE 1 is a schematic diagram of one pipeline stage in a digital sequential logic circuit;

FIGURE 2 is a timing diagram illustrating proper setup and hold times associated with the circuit shown in FIGURE 1 of the drawings;

FIGURE 3 is a schematic diagram of one pipeline stage in a digital sequential logic circuit with skewed clocks;

FIGURE 4 is a timing diagram illustrating proper setup and hold times associated with the circuit shown in FIGURE 3 of the drawings;

FIGURE 5 illustrates a split-clock, skew-tolerant true-single-phase-clocking (TSPC) flip-flop in accordance with embodiments of the present invention;

FIGURE 6 is a schematic diagram of one pipeline stage in a digital sequential logic circuit with a split-clock TSPC flip-flop in accordance with embodiments of the present invention;

5 FIGURE 7 is a timing diagram illustrating proper setup and hold times associated with the circuit shown in FIGURE 6 of the drawings; and

10 FIGURE 8 illustrates a split-clock TSPC flip-flop having an anti-short-circuit-current device in accordance with embodiments of the present invention.

DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EXEMPLARY EMBODIMENTS

5 The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses of the innovative teachings herein. In
10 general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others.

15 With reference now to FIGURE 1 of the drawings, a sequential logic circuit is shown having a first D type flip-flop (D-FF) 10, which has a data input D for receiving an input signal "in," a clock input 18 for receiving a clock signal Φ and a data output Q for transmitting an output signal "out." Data is clocked
20 into the D-FF 10 in accordance with well-known methods on the rising or falling edge of a clock signal Φ generated by a clock 20 along a line 12 leading to the clock input

18. Data propagates through combinational logic 14 connected to the D-FF 10 over line "a" in accordance with conventional methods, and the output of the combinational logic 14 is clocked into a second D-FF 16 over line "b."

5 The timing diagram of FIGURE 2 shows that in order for the circuit of FIGURE 1 to operate properly, data must be stable on the input D of the D-FF 16 relative to the arrival of the clock signal Φ at the clock input 18 for a specified period of time. As shown in FIGURE 2, for any clocked device, there is a specified "setup time" S and a specified "hold time" H. Input data must be present and stable from at least the setup time S before the clock transition until a period equal to at least the hold time H after the clock transition, for proper operation.

10

15

For example, in FIGURE 2, D1 is the intrinsic delay in the first D-FF 10, while D2 is the delay through the combinational logic 14. It should be noted that D2 can take on a range of values depending upon the function performed by the combinational logic 14. In addition, S, H, and D1 are data-dependent, but can be considered

20

constant in FIGURE 2. In order to prevent a setup violation, it is required that the clock period T satisfy the following equation:

5 $T > D1 + \max(D2) + S$ (1)

The maximum delay of the combinational logic 14 typically dominates D1 and S. In addition, in order to prevent a hold violation, the hold time H must satisfy the
10 following equation:

$H < D1 + \min(D2)$ (2)

As $\min(D2)$ can be very small, it is frequently more
15 difficult to guarantee the hold condition than the setup condition, especially when T is not very small.

With reference now to FIGURE 3 of the drawings, the same circuit as in FIGURE 1 is shown, but with skewed clocks Φ_a and Φ_b being transmitted over lines 12a and 12b,
20 respectively. As shown in the timing diagram of FIGURE 4, which corresponds with the circuit shown in FIGURE 3,

if the clock skew "d" is positive, the setup requirement becomes more difficult to satisfy and the hold requirement becomes easier to satisfy. However, the opposite holds true if d is negative. For example, the
5 setup requirement is now:

$$T - d > D1 + \max(D2) + S. \quad (3)$$

This setup requirement is stricter if d is positive.
10 However, since $\max(D2)$ is likely to be much larger than d, it is still possible to meet the requirement by adjusting $\max(D2)$ by modifying the implementation of the combinational logic block. In addition, the hold requirement is now:

15

$$H < D1 + \min(D2) + d. \quad (4)$$

This hold requirement is stricter if d is negative. Furthermore, if the magnitude of d is sufficiently large,
20 it will be virtually impossible to meet the hold requirement. The clock skew can usually be held low

enough in conventional single-phase logic design, but the amount of extra clock skew which can be introduced to address the problem of current spike is necessarily limited.

5 Therefore, in accordance with aspects of the present invention, in order to reduce the current spike seen in typical single-phase circuit designs, clock skew is purposefully introduced without causing a hold violation by utilizing a modified true-single-phase-clocking (TSPC)
10 flip-flop as the second D-FF 16. The introduction of clock skew causes different flip-flops 10 and 16 to toggle at slightly different times, such that the corresponding current spikes are slightly staggered in time. The clock skew can therefore serve to "smear out"
15 the overall current spike, reducing its maximum value as well as the maximum value of dI/dt . Furthermore, this willful introduction of clock skew does not prevent the second D-FF 16 hold time from being met.

20 Thus, with reference now to FIGURE 5 of the drawings, in accordance with embodiments of the present invention, one type of a nine-transistor M1-M9 split-

clock TSPC flip-flop 16 is shown, which can be substituted for the second D-FF 16 shown in FIGURES 1 and 3 of the drawings. In operation, at the rising edge of the first clock signal Φ_a of the split clock TSPC flip-flop 16, the input signal "in" at the input D is isolated from the rest of the circuit 16 as two p-type field effect transistors (pFETs) M1 and M4 turn off. Node B cannot be pulled up since M4 is off, and node A cannot be charged up since M1 is off. Therefore, node B cannot be discharged as a consequence of a falling input.

At the rising edge of the second clock signal Φ_b , which has the same frequency and substantially the same phase as the first clock signal Φ_a , but is preferably slightly skewed in arrival time from the first clock signal Φ_a , the previous data stored in the flip-flop 16 is driven to the output Q. This is accomplished by n-type field effect transistors (nFETs) M9 and M6 turning on, which allows the output Q to go low if node B is high, and alternatively allows node B to go low and the output Q to go high if node A is high. Therefore, at the rising edge of the first clock Φ_a , the pFETs M1 and

M4 isolate the input signal "in," while at the rising edge of the second clock Φ_b , the nFETs M9 and M6 drive the stored data to the output Q to be transmitted by the flip-flop 16 as output signal "out." By having the pFETs M1 and M4 and the nFETs M6 and M9 controlled by two separate clock signals Φ_a and Φ_b , respectively, which are slightly skewed, the overall current spike is reduced without violating TSPC flip-flop 16 hold times.

The use of separate clocks Φ_a and Φ_b for input and output control, respectively, does not correspond to the two-phase clock designs that predated the single-phase paradigm. Two-phase logic styles with good skew tolerance have been described, for example, in the following article by N.F. Goncalves and H. De Man: NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures; *IEEE JSSC*, Vol. SC-18, No. 3, pp. 261-66; June 1983. However, the two-phase clock designs described in the Goncalves article were not designed to handle the case when the two clock phases were identical or nearly identical. In contrast, the split clock flip-

flop 16 described herein handles both small positive and negative skews, as well as "zero" skew.

With reference now to FIGURES 6 and 7 of the drawings, in order to use the split clock flip-flop 16 of the present invention in a pipeline stage of a digital circuit, the pFETs (M1 and M4 shown in FIGURE 5) of the second TSPC flip-flop 16 are controlled by the same clock signal Φ_a as that used for the previous pipeline stage (TSPC flip-flop 10). Thus, the second TSPC flip-flop 16 has its output Q driven according to the potentially delayed clock Φ_b , which is transmitted over line 12b to clock input 18b, but its input D latched according to the potentially earlier clock Φ_a , which is transmitted over line 12a to clock input 18a. It should be noted that the first TSPC flip-flop 10 can also be a split-clock flip-flop, as long as the output Q of the first TSPC flip-flop 10 is controlled by the same clock Φ_a as the input D of the second TSPC flip-flop 16.

However, any significant skew between the two clocks shown in FIGURES 5-7 has an undesired side effect in the second TSPC flip-flop 16. If there is significant skew,

the input clock Φ_a of the second TSPC flip-flop 16 may fall before the output clock Φ_b of the second TSPC flip-flop 16, and M6 and M4 will both be on simultaneously for a short interval. If node A is high, short-circuit
5 current will be drawn through M4, M5 and M6.

Thus, with reference now to FIGURE 8 of the drawings, an additional nFET M10, which is controlled by the input clock Φ_a , can be introduced in series with M4, M5, and M6. The additional nFET M10 serves to turn off
10 the short-circuit path through M4, M5 and M6 when the input clock Φ_a rises, which reduces the power dissipation in cases of large clock skew. Although the additional nFET M10 is shown between M4 and M5, it should be noted that the best position of the nFET M10 with respect to
15 M4, M5 and M6 depends upon specific detailed circuit parameters. The defining aspect is that the additional nFET m10 is controlled by the input clock Φ_a and that it serves to turn off the short-circuit path.

Furthermore, it should be noted that the present
20 invention is not limited to the particular type of TSPC flip-flop 16 discussed herein. Instead, the present

invention can be applied whenever two classes of clocked devices, which handle the timing on the input side and on the output side of the flip-flop 16, respectively, are identifiable. For example, the input stage of the flip-flop 16 could be controlled by nFETs, while the output stage could be controlled by pFETs.

As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a wide range of applications. Accordingly, the scope of patented subject matter should not be limited to any of the specific exemplary teachings discussed, but is instead defined by the following claims.

WHAT IS CLAIMED IS:

1 1. A flip-flop circuit for reducing the current
2 spike, comprising:

3 an input for receiving first data, said input being
4 controlled by a first clock signal; and

5 an output for transmitting second data received by
6 said input prior to said first data, said output being
7 controlled by a second clock signal, said first and
8 second clock signals having the same frequency and
9 substantially the same phase, wherein the arrival times
10 of said first and second clock signals at said flip-flop
11 are at least slightly skewed.

1 2. The flip-flop of Claim 1, further comprising:

2 a first clock input for receiving said first clock
3 signal; and

4 a second clock input for receiving said second clock
5 signal.

1 3. The flip-flop of Claim 2, wherein said first
2 clock input comprises two p-type field effect transistors
3 connected together.

1 4. The flip-flop of Claim 3, wherein said second
2 clock input comprises two n-type field effect transistors
3 connected together.

1 5. The flip-flop of Claim 4, wherein a first one
2 of said two p-type field effect ~~transistors~~ is connected
3 in series with a first one of said two n-type field
4 effect transistors.

1 6. The flip-flop of Claim 5, further comprising:
2 an additional n-type field effect transistor
3 connected in series with said first p-type field effect
4 transistor and said first n-type transistor, said
5 additional n-type field effect transistor being
6 controlled by said first clock signal.

1 7. A sequential logic circuit, comprising:
2 a first flip-flop having an input for receiving data
3 and an output for transmitting said data, at least said
4 output of said first flip-flop being controlled by a
5 first clock signal;
6 combinational logic connected to said first flip-
7 flop for receiving said data from said first flip-flop;
8 and
9 a second flip-flop connected to said combinational
10 logic having an input for receiving said data from said
11 combinational logic and an output for transmitting said
12 data, said input of said second flip-flop being
13 controlled by said first clock signal, said output of
14 said second flip-flop being controlled by a second clock
15 signal, said first and second clock signals having the
16 same frequency and substantially the same phase, wherein
17 the arrival times of said first and second clock signals
18 at said second flip-flop are at least slightly skewed.

1 8. The logic circuit of Claim 7, wherein said
2 second flip-flop further comprises: ✓

3 a first clock input for receiving said first clock
4 signal; and

5 a second clock input for receiving said second clock
6 signal.

1 9. The logic circuit of Claim 8, wherein said
2 first clock input comprises two p-type field effect
3 transistors connected together, and said second clock
4 input comprises two n-type field effect transistors
5 connected together.

1 10. The logic circuit of Claim 9, wherein a first
2 one of said two p-type field effect transistors is ✓
3 connected in series with a first one of said two n-type
4 field effect transistors.

[illegible]

1 12. A method for reducing current spikes within a
2 logic circuit, comprising the steps of:
3 receiving data by a first flip-flop;
4 transmitting said data to combinational logic
5 connected to said first flip-flop, said step of
6 transmitting being controlled by a first clock signal;
7 receiving said data on an input of a second flip-
8 flop connected to said combinational logic, said step of
9 receiving being controlled by said first clock signal;
10 and
11 transmitting said data through an output of said
12 second flip-flop, said step of transmitting being
13 controlled by a second clock signal, said first and
14 second clock signals having the same frequency and
15 substantially the same phase, wherein the arrival times
16 of said first and second clock signals at said second
17 flip-flop are at least slightly skewed.

1 13. The method of Claim 12, further comprising the
2 steps of:

3 receiving at a first clock input of said second
4 flip-flop said first clock signal; and

5 receiving at a second clock input of said second
6 flip-flop said second clock signal.

1 14. The method of Claim 13, further comprising the
2 step of:

3 reducing short-circuit current in said second flip-
4 flop using an n-type field effect transistor connected in
5 series with said first and second clock inputs, said n-
6 type field effect transistor being controlled by said
7 first clock signal.

ABSTRACT OF THE DISCLOSURE

An exemplary skew-tolerant true-single-phase-clocking (TSPC) flip-flop is disclosed that reduces current spikes by allowing willful introduction of skew in the clock tree of a single-phase circuit design. More precisely, a split-clock TSPC flip-flop, which allows the flip-flop hold times to be met in the face of skewed clocks, which, in turn, reduces the maximum value of current spikes, can be substituted for a traditional TSPC flip-flop in a sequential logic circuit. The input of the split-clock TSPC flip-flop is latched according to a first clock signal, which was used in a preceding stage, while the output of the split-clock TSPC flip-flop is driven according to a second clock signal. The first and second clock signals can be skewed in time, but have the same frequency and substantially the same phase. Metal Oxide Semiconductor (MOS) device can also be included within the split-clock TSPC flip-flop to reduce power dissipation in cases of large clock skew.




FIG. 1




FIG. 2




FIG. 3




FIG. 4






FIG. 7




FIG. 8

RULES 63 AND 67 (37 C.F.R. 1.63 and 1.67)
DECLARATION AND POWER OF ATTORNEY

FOR UTILITY/DESIGN/CIP/PCT NATIONAL APPLICATIONS

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; and

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **SYSTEM AND METHOD FOR IMPLEMENTING A SKEW-TOLERANT TRUE-SINGLE-PHASE-CLOCKING FLIP-FLOP**, the specification of which: (mark only one)

- X (a) is attached hereto.
_____ (b) was filed on _____, as Application Serial No. _____ and was amended on _____ (if applicable)
_____ (c) was filed as PCT International Application No. PCT/_____ on _____ and was amended on _____ (if applicable).
_____ (d) was filed on _____ as Application Serial No. _____ and was issued a Notice of Allowance on _____.
_____ (e) was filed on _____ and bearing attorney docket number _____.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims as amended by any amendment referred to above or as allowed as indicated above.

I acknowledge the duty to disclose all information known to me to be material to the patentability of this application as defined in 37 CFR § 1.56. If this is a continuation-in-part (CIP) application, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose to the Office all information known to me to be material to patentability of the application as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this CIP application.

I hereby claim foreign priority benefits under 35 U.S.C. § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate filed by me or my assignee disclosing the

subject matter claimed in this application and having a filing date (1) before that of the application on which my priority is claimed or, (2) if no priority is claimed, before the filing date of this application:

PRIOR FOREIGN PATENTS

<u>Number</u>	<u>Country</u>	<u>Month/Day/Year Filed</u>	<u>Date first laid- open or Published</u>	<u>Date patented or Granted</u>	<u>Priority Claimed</u>	
					<u>Yes</u>	<u>No</u>
_____	_____	_____	_____	_____	_____	_____
_____	_____	_____	_____	_____	_____	_____

I hereby claim the benefit under 35 U.S.C. § 120/365 of any United States application(s) listed below and PCT international applications listed above or below:

PRIOR U.S. OR PCT APPLICATIONS

<u>Application No. (series code/serial no.)</u>	<u>Month/Day/Year Filed</u>	<u>Status(pending, abandoned, patented)</u>
_____	_____	_____
_____	_____	_____

I hereby appoint:

JEFFERY E. BACON Reg. No. 35,055
THOMAS L. CANTRELL Reg. No. 20,849
THOMAS L. CRISMAN Reg. No. 24,846
STUART D. DWORK Reg. No. 31,103
H. MATHEWS GARLAND Reg. No. 19,129
BRIAN D. WALKER Reg. No. 37,751
HOLLY L. RUDNICK, Reg. No. 43,065

J. KEVIN GRAY Reg. No. 37,141
STEVEN R. GREENFIELD Reg. No. 38,166
CRAIG A. HOERSTEN Reg. No. 38,917
JOHN R. KIRK JR. Reg. No. 24,477
ROGER L. MAXWELL Reg. No. 31,855
ROBERT McFALL Reg. No. 28,968
RAYMOND VANDYKE Reg. No. 34,746

MICHELE MOBLEY Reg. No. 35,616
STANLEY R. MOORE Reg. No. 26,958
P. WESTON MUSSELMAN JR. Reg No. 31,644
ANDRE M. SZUWALSKI Reg. No. 35,701
GERALD T. WELCH Reg. No. 30,332
RICHARD J. MOURA Reg. No. 34,883
RICHARD A. MYSLIWIEC Reg. No. 40,098
KEITH W. SAUNDERS Reg. 41,462

all of the firm of **JENKENS & GILCHRIST, P.C.**, 3200 Fountain Place, 1445 Ross Avenue, Dallas, Texas 75202-2799, as my attorneys and/or agents, with full power of substitution and revocation, to prosecute this application, provisionals thereof, continuations, continuations-in-part, divisionals, appeals, reissues, substitutions, and extensions thereof and to transact all business in the United States Patent and Trademark Office connected therewith, to appoint any individuals under an associate power of attorney and to file and prosecute any international patent application filed thereon before any international authorities, and I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization who/which first sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct them in writing to the contrary.

Please address all correspondence and direct all telephone calls to:

Richard J. Moura
Jenkins & Gilchrist, P.C.
3200 Fountain Place
1445 Ross Avenue
Dallas, Texas 75202-2799
214/855-4709
214/855-4300 (fax)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

NAMED INVENTOR(S)

1	ALF LARSSON		
	Full Name	Inventor's Signature	Date
	N. Västkustvägen 44 A S-237 41 Bjärred SWEDEN		
	Swedish		
	Residence (city, state, country)	Citizenship	
	N. Västkustvägen 44 A S-237 41 Bjärred SWEDEN		
	Post Office Address (include zip code)		

2	LARS SVENSSON		
	Full Name	Inventor's Signature	Date
	Sten Sturegatan 36 S-412 52 Göteborg SWEDEN		
	Swedish Residence (city, state, country)		
Sten Sturegatan 36 S-412 52 Göteborg SWEDEN			
Post Office Address (include zip code)			

IPDAL:214877.1 34650-00428USPT